Web Images Videos Maps News Shopping Grail more ▼ Scholar Preferences | Sign in Google scholar instruction set simulator mask identify instruction Search Advanced Scholar Search Scholar Articles and patents anytime 💮 include citations 🛒 🖂 Create email alert Results 1 - 10 of about 8,350. (0.13 sec) Randomized instruction set emulation (PDF) from psu.edu EG Barrantes, DH Ackley, S Forrest... - ACM Transactions on 2005 - portal acm org ... 4.1 Possible Behaviors of Random Byte Sequences First, we characterize the possible events associated with a generic processor or emulator attempting to execute a.... (1) A symbol is a string of I bytes, which may or may not belong to the in- struction **set**. ... (2) An **instruction** is a ... Cited by 250 - Related articles - All 21 versions Multiscalar processors
GS Schi, SE Breach... - Proceedings of the 22nd ..., 1995 - portal acm.org [PDF] from psu.edu ... to the set of values that may be consumed by the task and the set of values that ... In a sequential exe- cution, this information is discovered during the instruction decode process as instructions are ... of the CFG is performed by the com- piler to supply the create ${\it mask}$ that indicates ... Cited by 650 - Related articles - Bt. Direct - Alt 66 versions RISC I: A reduced instruction set VLSI computer [PDF] from psu_edu DA Patterson... - 25 years of the international symposia ..., 1998 - portal acm.org
... by Y. Tamir: RISC 0 simulator by R. Campbell, E. Lock, and M. Hakam: RISC I simulator by Y ...
The case for the reduced instruction set computer, Computer Architecture News, 8 (15 Oct. ... The Potible C Complier for the VAX c2 CIFPLOT - a program that plots VLSI mask layouts on ... Cited by 188 - Related articles - Bt. Direct - All 19 versions Hybrid-compiled simulation; An efficient technique for instruction-set architecture simulation (PDF) from psu.edu M Reshadi, P Mishra... - ACM Transactions on Embedded ..., 2009 - ponal.acm.org ... The decoding step during runtime consults the **mask** table and determines the ... use traditional interpretive techniques for executing modified instructions while the **instruction-set** compiled technique ... In static-compiled simulation, the generated **simulator** is optimized by the C++ ... Cited by 11 - Related articles - All 6 versions Reduced instruction set computing apparatus and methods
GA Portanova ... - US Patent 4,992,934, 1991 - Google Patents
... a 16-bit status 5 word (SW), a 16-bit instruction counter (1C), a 16-bit mask register (MK ... aspect of the present inven- tion, the RISC is designed for use as an emulator of a ... The "reduced" instruction set dis- closed in the specification is particularly well suited for execution on the ... Cited by 118 - Related articles - All & versions Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order J Stark, P Racunas. - Proceedings of the 30th annual ACM/.... 1997 - portal acm.org ... interpreter (python), version 2.0 of the SimpleScalar superscalar out-of-order execution processor **simulator** (ss), and ... The configuration of the **instruction** cache given above is its default configuration. In our experiments, we will vary its **set** associativity, its size, and its miss latency ... Cited by 38 - Related articles - Bt. Direct - All 5 versions An architectural framework for supporting heterogeneous instruction-set architectures [POF] from psu.edu GM Silberman... - Computer, 2002 - ieeexplore leee.org ... IBM TJ Watson Research Center A novel architectural framework allows applications written for one instruction set to migrate to a higher performance architecture without a significant investment by the user or developer. ... Instruction-set migration ... Cited by 81 - Related articles - Bt. Direct - Ali 9 versions Dynamic hammock predication for non-predicated **instruction set** architectures A Klauser, T Austin, D Grunwald... - Parallel Architectures ..., 2002 - inexplore ineed.org ... Thus the dynamic scheduler can trivially determine that instructions outside of the predicate ... **instruction** specified the predi-cation information for subsequent instructions using a bit-**mask**. ... (PDF) from psuledu full predication in the microar- chitecture without requiring additional instruction set support ... Cited by 62 - Related articles - All 28 versions <u>Trace cache: a low latency approach to high bandwidth instruction fetching</u> E Rotenberg, S Bennett... - ... of the 29th annual ACM/IEEE ..., 1996 - portal.acm.org [PDF] from psu.edu . If the trace does not end in a branch, the target address is set equal to the fall-through address. ... SPARC **instruction** traces were gener- ated using the Quick Profiler and Tracer (QPT) [7] and then fed into the trace-driven SPARC processor **simulator**. ... Olted by 551 - Related articles - Library Search - Bt. Direct - All 94 versions Cyclone: a broadcast-free dynamic instruction scheduler with selective replay (PDF) from psu.edu D Ernst, A Harnel... - Computer Architecture, 2003. ..., 2003 - ieeexplore.ieee org ... in this study are derived from the SimpleScalar/Alpha version 3.0 tool **set** [2], a ... The timing **simulator** executes only user-level instructions, performing a detailed timing simu-lation of an aggressive dynamically scheduled micropro- cessor with two levels of instruction and data ... Cited by 93 - Related articles - 8L Direct - Ali 27 versions Create email alert Goooooooogie >

Result Page: 1 2 3 4 5 6 7 8 9 10

instruction set simulator mask identii Search

Go to Google Home - About Google - About Google Scholar

©2011 Google

Web Images Videos Maps News Shopping Gmail more ▼	Scholar Preferences Sign in
GOOSIC SCHOISE retargetable instruction set simulator wild card. Search Advanced Scholar Search	
Scholar Articles and patents - 2003 include citations Create email alert	Results 1 - 10 of about 21. (0.11 sec)
ISDL: An instruction set description language for retargetability G Hadjiyiannis, S Hanono 1997 - computer.org to a binary file that is used as input to the Instruction Level Simulator (ILS) MIMOLA is too low level for retargetable compilers, and it does not support the definition of In particular, it includes an instruction set description, a listing of the available resources, and an interconnect Cited by 237 - Related articles - Bt. Direct - Atl 14 versions	IPSEL from psu.edu
ISDL: An instruction set description language for retargetability and architecture exploration G Hadjiyiannis, S Hanono Design Automation for, 2000 - Springer Support the automatic generation of a cycle-accurate instruction level simulator. • Support the automatic generation of a hardware model Section 6 presents previous work on retargetability and machine description languages INSTRUCTION SET DESCRIPTION LANGUAGE Clied by 4 - Related snicks - St. Direct - All 4 versions	
[PDF] Aviv: A Retargetable Code Generator for Embedded Processors SZ Hanono - 1999 - Citeseer executed in parallel. The third step of the compilation process is to select a set of target processor The Aviv retargetable code generator is one element of a software synthesis system Once the code has been generated, an instruction-level simulator analyzes the generated Cited by 13 - Related articles - View as HTML - Library Search - All 3 versions	PRELiforn Day, edu
Automatic checking of instruction specifications M Fernández of the 19th international conference on 1997 - portal acm org generated from our specifications has been used in our own retargetable de- bugger [22] and retargetable, optimizing linker [S 0, eg, Bicc is bound to op = 0 ti op2 =I 2. Bindings to the wildcard I*" are Many assemblers extend the real instruction set with "syn- thetic" instructions Cited by 13 - Retaind articles - Bl. Direct - All 16 versions	INTMLI from Julis.edu
[PDF] Automatic checking of instruction specifications N Ramsey 1997 International Conference on Software 1997 - Citeseer generated from our speci cations has been used in our own retargetable de- bugger 22] and retargetable, optimizing linker op = 0, eg, Bicc is bound to op = 0 & op2 = 2. Bindings to the wildcard _" are Many assemblers extend the real instruction set with \syn- thetic" instructions Cited by 1 - Related stricks - Yiew as HTML - All 11 versions	IPDF1 from psu.edu
[BOOK] High-level synthesis for real-time digital signal processing J Vanhoof - 1993 - books google com Dul69] and MIMOLA [Zim76]. Depending on the abstraction level, a behavioural ipeeification of a computer is either a register-transfel description 01 a description of the instruction set of the machine. • ALERT and the DDL compiler Cited by 87 - Related articles - Library Search - 88. Direct - Ali 3 versions	
Specifying representations of machine instructions N Ramsey ACM Transactions on Programming, 1997 - portal.acm.org ldb [Ramsey 1992; Ramsey and Hanson 1992], a retargetable debugger, uses the toolkit to decode 1, and Bicc is bound to op = 0 & op2 = 2. Bindings to the wildcard "" are ignored For example, the synthetic instruction set [SPARC International 1992, p. 84] expands to a single Cited by 138 - Related anicles - 81. Direct - All 17 versions	IPDFI from osu edu
Visualisation as an aid to low-level programming M Beaumont	IPDEL from tile-conference org
[PDF] Norman Ramsey, Purdue University Mary F. Fernandez, Princeton Universityy December 12, 1995 MF Fernandez - 1995 - Citeseer Idb (Ramsey 1992; Ramsey and Hanson 1992), a retargetable debugger, uses the toolkit to The wild-card constraint \some class" matches any token of class class, for example, on the de nitions helps a speci cation writer organize the description of a machine's instruction set Related articles - View as 14184 At 2 versions	IPSEL from psu.edu
Case studies on automatic extraction of target-specific architectural parameters in complex code generation Y Paek, M Ahr Software and Compilers for Embedded Systems, 2003 - Springer 2.4 Fig. 1. The matching process: The symbol i represents an integer constant, and the symbol ra wildcard variable that can match any symbol the input for r . Another architectural factor that contribute curtailing the DAG search time for ARM9 is its RISC-like instruction set; that is Cited by 2 - Palated anades - 8t. Oired - All 4 versions	
Create email alert	

http://scholar.google.com/scholar?hl=en&as_sdt=0,47&as_yhi=2003&q=retargetable+instru... 3/4/2011

Gooogie »

Result Page: 1 2 3 Next

retargetable instruction set simulator Search

Go to Google Home - About Google - About Google Scholar

©2011 Google

Web Images Videos Maps News Shopping Grail more ▼ Scholar Preferences | Sign in Google scholar compiled instruction set simulator (template O Search Advanced Scholar Search anytime include citations Create email alert Scholar Articles and patents Results 1 - 10 of about 5,820. (0.14 sec) Did you mean: compiler instruction set simulator (template OR macro) Generation of interpretive and compiled instruction set simulators [PDF] from psu.edu R Leupers, J Eiste... - ... of the ASP-DAC'39. Asia 2002 - leeexplore.leee.org ... When reading the machine program, each **instruction** is decoded, ie, the **set** of RTs to be simulated in the current **instruction** are determined. De- pending on the selected simulation mode (interpretive or compiled), decoding takes place at simulation time or simulator ... Cited by 52 - Related articles - All 13 versions Instruction set compiled simulation: a technique for fast and flexible instruction set simulation M Reshadi, P Mishra... - ... of the 40th annual Design Automation ..., 2003 - portal acm.org [PDF] from psu.edu ... The simulator recognizes if the previously decoded instruction has changed and initiates re-decoding of the modified instruction. If any instruction 759 Page 3. ... Customized Inst. Template C++ Compiler ... Program Decoded Figure 3: Instruction Set Compiled Simulation Flow ... Cited by 95 - Related articles - Ali 20 versions Compiled instruction set simulation (PDF) from psu.edu C Mills, SC Analt... - Software: Practice and ..., 1991 - Interscience, whey, com ... A **macro** assembler might do a better job of translating certain architectures (ie ones with flags), but at a significant loss of portability. ... Consequently, compiled instruction simulators are best used as an efficient instruction set prototyping tools. ... Cited by 55 - Related articles - All 6 versions The SimpleScalar tool set, version 2.0 [PDF] from psu.edu D Burger... - ACM SIGARCH Computer Architecture News, 1997 - portal acm.org
... We provide pre- **compiled** test binaries (big- and little-endian) and their sources in
\$IDIR/simplesim2.0/Uests). ... **macro** definition for each **instruction** in the **instruction set**. ... The **instruction** actions (which appear as macros) that are common to all simulators are defined in -~sh Those ... Gited by 1969 - Related articles - BL Direct - All 145 versions SSIM: a software levelized compiled-code simulator LT Wang, NE Hoover, EH Porter... - Proceedings of the 24th ..., 1987 - portal acm.org ... six benchmarked circuits running on an Apollo DN570-T 32-bit workstation (with instruction cache ... For the last four circuits, time to **set** input patterns had been reduced to a ... 5. SUMMARY AND CONCLUSIONS A logic simulation technique using levelized **compiled**- code (LCC) for ... Cited by 96 - Related articles - All 3 versions An efficient retargetable framework for instruction-set simulation

M Reshadi, N Bansal, P Mishra... - ... of the 1st IEEE/ACM/IFIP ... 2003 - portal acm.org
... in ARM, described in Figure 4. /* extracted template for data processing operations of ARM*/
template<class Conditions ... EXPRESSION: A Language for Architecture Exploration through (PDF) from psu.edu Compiler/Simulator Retargetability ... [2] M.Reshadi et al, Instruction-Set Compiled Simulation: A ... Cited by 29 - Related articles - All 21 versions A novel methodology for the design of application-specific instruction-set processors (ASIPs) using IRDFI from psu salu: a machine description language ... The interpretive simulator is not discussed. 1) Compiled Simulation: The objective of compiled simula- tion is to reduce the simulation time. Considering instruction-set simulation, efficient runtime reduction can be achieved by per- forming repeatedly executed operations only ... Cited by 98 - Related articles - All 7 versions Improvement of compiled instruction set simulator by increasing flexibility and reducing compile | PDF1 from psy adds MK Chung.... - Rapid System Prototyping, 2004...., 2004 - ieeexplore.ieee.org
... code with **instruction** abstraction technique, which classifies instructions using C++ **template** to improve ... 2003 [2] Jianwen Zhu, Gajski DD, "An ultra-fast **instruction set simulator**", VLSI Systems ...
M., Dutt N., "Reducing compilation time over- head in **compiled simulators**", 21st ICCD ... Cited by 10 - Related articles - All 10 versions [BOOK] Evaluating future microprocessors: The simplescalar tool set D Burger, TM Austin... - 1996 - Citeseer [PDF] from osu edu ... The version.h include file is built when the Linux kernel is compiled. ... architecture is defined in ss.def, which contains a macro definition for each instruction in the instruction set. ... The instruction actions (which appear as macros) that are com- mon to all simulators are defined in ss ... Cited by 707 - Related articles - View as HTML - Library Search - St. Direct - All 24 versions A methodology for the design of application specific instruction set processors (ASIP) using the (PDF) from whaites net machine description language LISA A Hoffmann, O Schliebusch, A Nohl, G Braun... - 2001 - computer.org . Besides the ability to generate a complete **set** of software de- velopment tools, synthesizable HDL code for the processor's control path and **instruction** decoder can ... generated simulation tools are enhanced in speed by applying the **compiled** simulation principle ... Cited by 63 - Related articles - All 11 versions

Create email alert

Did you mean to search for: compiler instruction set simulator (template OR macro)

compiled instruction set simulator (te Search

Go to Google Home - About Google - About Google Scholar

©2011 Google

Web Images Videos Maps News Shopping Grail more ▼ Scholar Preferences | Sign in GOORIC SCHOIS: Compiled instruction set simulator self modifyir. Search Advanced Scholar Search Search only in Engineering, Computer Science, and Mathematics. Search in all subject areas. Scholar Articles excluding patents - 2004 include citations Create email alert Results 1 - 10 of about 1,600. (0.12 sec) Did you mean: compiler instruction set simulator self modifying Shade: A fast instruction-set simulator for execution profiling

B Cmelik... - Proceedings of the 1994 ACM SIGMETRICS 1994 - portal acmorg
... Page 4. Translations for condhional branches are compiled with two ... The TLB is an array of lists (PDF) from psu.edu of <target, host> address pairs. Each pair associates an application instruction address with the ... The TLB may also be thought of as N-way set associative, where N is the list length. ... Cited by 721 - Related articles - Library Search - BL Direct - All 38 versions Instruction set compiled simulation: a technique for fast and flexible instruction set simulation [PDF] from psu.edu M Reshadi, P Mishra... - ... of the 40th annual Design Automation ... 2003 - portal acm.org ... 4.1 Experimental Setup The ARM7 processor is a RISC machine with fairly com- plex **instruction** set. ... The generated **simulator** code is **compiled** using the Microsoft Vi- sual Studio .NET compiler ... used these two bench- marks to be able to compare our simulator performance with ... Cited by 95 - Related articles - All 20 versions Generation of interpretive and compiled instruction set simulators R Leupers, J Elste... - ... of the ASP-DAC'99. Asia ..., 2002 - ieeexplore.leee.org [PDF] from psu edu . less effort has been spent so far on retar- getable instruction set simulators, which are ... program for a fixed application program, thereby moving the **instruction** decoding overhead to ... While the **compiled** approach achieves significantly higher speed, its disadvantage is that the ... Cited by 52 - Related articles - All 18 versions A retargetable, ultra-fast **instruction set simulator**J Zhu, DD Gajski - Design, Automation and Test in Europe ..., 2002 - ieeexplore.ieee.org
... which uses a vir- tual machine code generation interface for the static **compiled** ISA simulation. ... (PDF) from psu.edu retargetable, as our experience show that porting an ISA simulator to a new host ... Our future work will extend this methodology to perform cycle accurate instruction set simulation, and ... Cited by 66 - Pelated articles - All 31 versions Compiled HW/SW co-simulation V Živojnovic. - Proceedings of the 33rd annual Design ..., 1996 - portal.acm.org ... [3] S. Sutarwala, P. Paulin, and Y. Kumar, \Insulin: An instruction set simulation environment," in Proc. ... [4] Z. Barzilai, et al., \ISS - A high speed simulator," IEEE Trans. ... [7] V. Zivojnovi c, S. Tjiang, and H. Meyr, \Compiled simulation of programmable DSP architectures," in Proc. ... Cited by 66 - Related articles - Bt. Direct - Alt 6 versions Compiled simulation of programmable DSP architectures

V Zivojnović, S Tjiang... - The Journal of VLSI Signal Processing, 1997 - Springer ... Compiled simulation provides very fast and accurate instruction set simulation. ... SuperSim simulation environment generates bit-, cycle-, and pin- accurate DSP processor simulation engines that are two to three orders of magnitude faster than interpretive $\textbf{simulators}. \dots$ Cited by 36 - Related articles - St. Direct - All 8 versions Improvement of compiled instruction set simulator by increasing flexibility and reducing compile (PDF) from psu.edu MK Chung... - Rapid System Prototyping, 2004...... 2004 - ieeexplore.ieee.org
... the time-to- market pressure, simulation speed is the most impor- tant factor in **instruction set**simulation. ... for the partial modification of the target software, user should go through all the **simulator** generation processes. ... Second, the static **compiled** ISS has restrictions on flexibility. ... Cited by 10 - Related articles - Ali 10 versions Generation of software tools from processor descriptions for hardware/software codesign MR Harloog, JA Rowson, PD Reddy, S Desai... - 1997 - computer.org IPDFI from psu.edu ... The compiled instruction set simulator [8] decodes a program and generates a model for that program running on a processor. This has obvious restrictions, such as no self modifying code, but because the decode is done once at model generation time, it pro- duces models that \dots Cited by 92 - Related articles - St. Direct - Alt 16 versions The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation | PDF) from psu adu to address real-life challenges ..., 2003. CGO 2003. ..., 2003 - leeexplore.ieee.org ... In addition, a given x86 **instruction** can access both regular memory and I/O space ... representative subset of the results, along with the means for the entire **set** (see Appendix ... Although these are becoming less common in modern **compiled** applications, device drivers, games like ... Cited by 210 - Related articles - All 28 versions Countering code-injection attacks with instruction-set randomization GS Kc, AD Keromytis....... of the 10th ACM conference on ..., 2003 - portal acm.org IPDF1 from psu.edu ... from disk, or be encoded and copied into a completely dis- joint set of memory ... prefetch block so that further processing can proceed normally in actually decoding the correct instruction. ...

Periodically re-randomizing programs (eg, when the system is re-compiled for open-source ...

©2011 Google